-
Group
-
Resolution: Unresolved
-
Medium
-
None
-
Not Required
-
Horizontal Committee (HC)
-
Andrew Dellow
-
No
-
Huawei
-
Ravi Sahita
-
No
-
Rivos Inc.
- Promote RISC-V as a vehicle within the security community
- Liaise with other internal RISC-V committees and with external security committees
- Create an information repository on trends, threats and countermeasures
- Identify top 10 challenges in security for the RISC-V community to address
- Propose security committees (Marketing or Technical) to tackle specific security topics
- Recruit security talent to the RISC-V ecosystem (e.g., into committees)
- Develop consensus around best security practices for all industry technology sectors
- direct-lines
-
RVG-161 Memory Tagging
- Inception
-
RVG-56 I/O Physical Memory Protection Unit (IOPMP)
- Active
-
RVG-60 Runtime Integrity
- Active
-
RVG-65 SmMTT (Supervisor Domain Isolation)
- Active
-
RVG-69 Blockchain
- Active
-
RVG-70 CHERI SIG
- Active
-
RVG-71 Control Flow Integrity
- Active
-
RVG-72 Microarchitecture Side Channels
- Active
-
RVG-73 Security Response Team
- Active
-
RVG-74 Trusted Computing
- Active
-
RVG-76 Application-Processor Trusted Execution Environment (CoVE)
- Active
-
RVG-79 Security Model
- Active
-
RVG-80 Shadow Stack & Landing Pads
- Active
-
RVG-144 Application-Processor Trusted Execution Environment I/O (CoVE-IO)
- Active
-
RVG-87 M-mode Isolation ❗️❗️❗️
- TODO
- dotted-lines
-
RVG-81 Crypto GOST-R ❗️❗️❗️
- Pending
-
RVG-83 Microarchitecture Side-Channel Resistant Instruction Spans (uSCR-IS) ❗️❗️❗️
- Pending
-
RVG-138 Lightweight Isolation ❗️❗️❗️
- Pending
-
RVG-148 CHERI TG
- Pending
-
RVG-82 Cryptographic Extensions
- Active
-
RVG-84 Post-Quantum Cryptography (PQC)
- Active
-
RVG-100 S-mode Physical Memory Protection (SPMP)
- Active
-
RVG-136 External Debug Security
- Active
-
RVG-145 High Assurance Cryptography (HAC)
- Active
- is direct-lined by
-
RVG-115 Technical Steering Committee (TSC)
- Active