-
Specification
-
Resolution: Unresolved
-
Medium
-
FastInt
-
No
-
ISA
-
Smclic, Ssclic, Suclic, Smclicshv, Smclicconfig
-
Review Requested
-
Not Started
-
3
A low-latency, vectored, priority-based, preemptive interrupt scheme for interrupts directed to a single hart, compatible with the existing RISC-V standards.
Author: Dan Smathers
Legacy documents: